Rev.B Apr.-2018



描述 / Descriptions

BRCD6521SE is a wide input voltage, high efficiency Active CC step-down DC/DC converter that operates in either CV(Constant Output Voltage) mode or CC(Constant Output Current) mode. BRCD6521SE provides up to 5A output current at 200kHz, Integrated $40m\Omega$ Power MOS, Advanced features include UVLO, Thermal Shutdown, Soft Start, OVP.


特征 / Features

- ◆ 50V Input Voltage Surge
- ♦ Wide input voltage:9~37V
- Up to 5A Output Current
- Output Voltage up to 12V
- 200kHz Switching Frequency
- ♦ ±3% CC Accuracy
- ◆ Compensation of Input /Output Voltage Change
- ◆ Independent of inductance and Inductor DCR
- ♦ 2% Feedback Voltage Accuracy
- ◆ Advanced Feature Set
- Integrated Soft Start
- Thermal Shutdown
- Secondary Cycle-by-Cycle Current Limit
- ◆ Protection Against Shorted ISET Pin
- ◆ EMI Consideration

用途 / Applications


- Car Charger/ Adaptor
- Rechargeable Portable Devices
- General-Purpose CC/CV Suppl

内部等效电路& 应用电路 / Equivalent Circuit or Application Circuit






典型应用 / Typical Application



引脚排列 / Pinning





GND

8 ISET

7 OVP

5 FB

6 COMP

印章代码 / Marking

ISET

GND

8

9

见印章说明。See Marking Instructions.

Limit Current set pin

Ground (Exposed pad)

Rev.B Apr.-2018



极限参数 / Absolute Maximum Ratings(Ta=25°C)

参数	数值	单位
Parameter	Rating	Unit
Voltage Range(IN,SW)	-0.3 to 50	V
Voltage Range(BS to SW)	-0.3 to 6.0	V
Voltage Range (All Pins)	-0.3 to 6.0	V
Junction Temperature	-40 ~+150	${\mathbb C}$
Storage Temperature	-50~+150	$^{\circ}$
Package Thermal Resistance	46	°C/W

电性能参数 / (V_{IN}=12V, V_{OUT}=5.0V, T_A = 25°C, unless otherwise noted.)

参数	符号	测试条件	最小值	典型值	最大值	单位
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V_{IN}		9.0		37	V
Input Voltage Surge	V_{IN}				50	V
Under Voltage Lockout	V_{UVLO}	Vin rising		8.2		V
UVLO Hysteresis	$V_{\text{UVLO_HY}}$			1.0		V
Input Supply Current	I _{IN}	no load VFB>0.83V		1.0		mA
Feedback Threshold Voltage	V_{FBTH}		784	800	816	mV
FB Pin input current	I _{FB}		-50		50	nA
OVP Threshold voltage	V_{OVPTH}	OVP rising		800		mV
Input OVP Voltage	V_{INOVP}			37		٧
Soft start Time	T _{SST}			400		μS
Current limit cycle-by-cycle	I _{LIM_MAX}	Duty=0.5		7.5		Α
SW leakage	I _{SW_LEAK}				10	μΑ
ISET Voltage	V_{ISET}			1.0		٧
ISET Current Gain	G _{ISET}	IOUT/ISET RISET =5.8K		29K		A/A
Switch On-Resistance (high side)	R _{DSONH}	By design		40		mΩ
Oscillator Frequency	Fosc	VFB=0.8V		200		kHZ
Short circuit Frequency	F _{sc}	VFB=0V		40		kHZ
Minimum Turn-on Time	T _{ON_MIN}			200		nS
Maximum Duty-cycle	D _{MAX}		85			%
Thermal Shutdown Threshold	T _{SDN}			155		$^{\circ}$ C
Thermal Shutdown Hysteresis	T _{SDN_HY}			20		Ŝ

Rev.B Apr.-2018



功能描述 / Functional Description

CV/CC Loop Regulation

As seen in Functional Block Diagram, the BRCD6521SE is a peak current mode pulse width modulation (PWM) converter with CC and CV control. The converter operates as follows:

A switching cycle starts when the rising edge of the Oscillator clock output causes the High-Side Power Switch to turn on and the Low-Side Power Switch to turn off. With the SW side of the inductor now connected to IN, the inductor current ramps up to store energy in the magnetic field. The inductor current level is measured by the Current Sense Amplifier and added to the Oscillator ramp signal. If the resulting summation is higher than the COMP voltage, the output of the PWM Comparator goes high. When this happens or when Oscillator clock output goes low, the High-Side Power Switch turns off.

At this point, the SW side of the inductor swings to a diode voltage below ground, causing the inductor current to decrease and magnetic energy to be transferred to output. This state continues until the cycle starts again. The High-Side Power Switch is driven by logic using HSB as the positive rail. This pin is charged to VSW + 5V when the Low-Side Power Switch turns on. The COMP voltage is the integration of the error between FB input and the internal 0.8V reference. If FB is lower than the reference voltage, COMP tends to go higher to increase current to the output. Output current will increase until it reaches the CC limit set by the ISET resistor. At this point, the device will transition from regulating output voltage to regulating output current, and the output voltage will drop with increasing load.

The Oscillator normally switches at 200kHz. However, if FB voltage is less than 0.6V, then the switching frequency decreases until it reaches a typical value of 40kHz at VFB =0.15V.

Over Voltage Protection

The BRCD6521SE has an OVP pin. The thresholds of input OVP circuit include are typical 37V. Once the input voltage is higher than the threshold, the high-side MOSFET is turned off. When the input voltage drops lower than the threshold, the high-side MOSFET will be enabled again.

Thermal Shutdown



Output Voltage Setting

Figure 1:

Output Voltage Setting





Figure 1 shows the connections for setting the output voltage. Select the proper ratio of the two feedback resistors R_{FB1} and R_{FB2} based on the output voltage. Adding a capacitor in parallel with RFB1 helps the system stability. Typically, use RFB2 \approx 10k Ω and determine R_{FB1} from the following equation: $R_{FB1}=R_{FB2}(V_{OUT}/0.8V-1)$

CC Current Setting

BRCD6521SE constant current value is set by a resistor connected between the ISET pin and GND. The CC output current is linearly proportional to the current flowing out of the ISET pin. The voltage at ISET is roughly 1.1V and the current gain from ISET to output is roughly 29000 (29mA/1 μ A). To determine the proper resistor for a desired current, please refer to Figure 2 below.

Figure 2: Curve for Programming Output CC Current



Rev.B Apr.-2018



应用信息 / Application Information

Input Capacitor

The input capacitor needs to be carefully selected to maintain sufficiently low ripple at the supply input of the converter. A low ESR capacitor is highly recommended. Since large current flows in and out of this capacitor during switching, its ESR also affects efficiency.

The input capacitance needs to be higher than 10 μ F. The best choice is the ceramic type, however, low ESR tantalum or electrolytic types may also be used provided that the RMS ripple current rating is higher than 50% of the output current. The input capacitor should be placed close to the IN and GND pins of the IC, with the shortest traces possible. In the case of tantalum or electrolytic types, they can be further away if a small parallel 0.1 μ F ceramic capacitor is placed right next to the IC.

Output Capacitor

The output capacitor also needs to have low ESR to keep low output voltage ripple. The output ripple voltage is: $V_{RIPPLE}=I_{OUTMAX}K_{LPKPK}R_{ESR}+V_{IN}/27fsw^2LC_{OUT}$

Where I_{OUTMAX} is the maximum output current, K_{RIPPLE} is the ripple factor, R_{ESR} is the ESR of the output capacitor, f_{SW} is the switching frequency, L is the inductor value, and C_{OUT} is the output capacitance. In the case of ceramic output capacitors, R_{ESR} is very small and does not contribute to the ripple. Therefore, a lower capacitance value can be used for ceramic type. In the case of tantalum or electrolytic capacitors, the ripple is dominated by R_{ESR} multiplied by the ripple current. In that case, the output capacitor is chosen to have sufficiently low ESR.

For ceramic output capacitor, typically choose a capacitance of about 22 μ F. For tantalum or electrolytic capacitors, choose a capacitor with less than 50m Ω ESR.

Inductor Selection

The inductor maintains a continuous current to the output load. This inductor current has a ripple that is dependent on the inductance value: Higher inductance reduces the peak-to-peak ripple current. The trade off for high inductance value is the increase in inductor core size and series resistance, and the reduction in current handling capability. In general, select an inductance value L based on ripple current requirement: $L=V_{OUT}(V_{IN}-V_{OUT}) / V_{IN}f_{SW}I_{LOADMAX}K_{RIPPLE}$ where V_{IN} is the input voltage, V_{OUT} is the output voltage, V_{SW} is the switching frequency, V_{SW} is the maximum load current, and V_{RIPPLE} is the ripple factor. Typically, choose V_{RIPPLE} = 30% to correspond to the peak – to- peak ripple current being 30% of the maximum load current.

With a selected inductor value the peak-to-peak inductor current is estimated as:

I_{LPKPK}=V_{OUT}(V_{IN}-V_{OUT})₁/LV_{IN}f_{SW}

The peak inductor current is estimated as: I_{LPK}= I_{LOADMAX}+1/2 I_{LPKPK}

The selected inductor should not saturate at I_{LPK}. The maximum output current is calculated as:

I_{OUTMAX}=I_{LIM}-1/2 I_{LPKPK}

 I_{LIM} is the internal current limit, which is typically 7.5A, as shown in Electrical Characteristics Table.




External High Voltage Bias Diode

It is recommended that an external High Voltage Bias diode be added when the system has a 5V fixed input or the power supply generates a 5V output. This helps improve the efficiency of the regulator. The High Voltage Bias diode can be a low cost one such as IN4148 or BAT54.

Figure 3:

External High Voltage Bias Diode




This diode is also recommended for high duty cycle operation and high output voltage applications.

Rectifier Diode

Use a Schottky diode as the rectifier to conduct current when the High-Side Power Switch is off. The Schottky diode must have current rating higher than the maximum output current and a reverse voltage rating higher than the maximum input voltage.

STABILITY COMPENSATION

Figure 4: Stability Compensation





The feedback loop of the IC is stabilized by the components at the COMP pin, as shown in Figure 4. The DC loop gain of the system is determined by the following equation:

 A_{VDC} =0.8V / $I_{OUT} \times A_{VEA} G_{COMP}$

The dominant pole P1 is due to C_{COMP} : $f_{P1} = G_{EA} / 2\pi A_{VEA} G_{COMP}$

The second pole P2 is the output pole: $f_{P2}=G_{EA}/2\pi A_{OUT}C_{OUT}$

The first zero Z1 is due to R_{COMP} and C_{COMP} : f_{Z1} =1 / $2\pi R_{COMP}C_{COMP}$

And finally, the third pole is due to R_{COMP} and C_{COMP2} (if C_{COMP2} is used): f_{P3} =1 / $2\pi R_{\text{COMP}}C_{\text{COMP2}}$

The following steps should be used to compensate the IC:

STEP 1. Set the cross over frequency at 1/10 of the switching frequency via R_{COMP}:

 R_{COMP} =2 $\pi V_{OUT}C_{OUT}f_{SW}$ / $10G_{EA}G_{COMP}$ × 0.8V=4.1×10 $^{7}V_{OUT}C_{OUT}$

STEP 2. Set the zero f_{Z1} at 1/4 of the cross over frequency. If R_{COMP} is less than 15k Ω , the equation for C_{COMP} is: C_{COMP} =2.83 \times 10⁵ / R_{COMP}

If R_{COMP} is limited to 15k Ω , then the actual cross over frequency is 6.58 / ($V_{OUT}C_{OUT}$).

Therefore: C_{COMP}=6.45×10⁻⁶V_{OUT}C_{OUT}

STEP 3. If the output capacitor's ESR is high enough to cause a zero at lower than 4 times the cross over frequency, an additional compensation capacitor C_{COMP2} is required. The condition for using C_{COMP2} is: $R_{ESRCOUT} \ge \{Min 1.77 \times 10^{-6} / C_{OUT}, 0.006 \times V_{OUT}\}$

And the proper value for C_{COMP2} is: C_{COMP2}= C_{OUT} R_{ESRCOUT} / R_{COMP}

Though C_{COMP2} is unnecessary when the output capacitor has sufficiently low ESR, a small value C_{COMP2} such as 100pF may improve stability against PCB layout parasitic effects.

Table 1 shows some calculated results based on the compensation method above.

Table 1:

Typical Compensation for Different Output Voltages and Output Capacitors

V_{OUT}	C _{OUT}	R _{COMP}	C _{COMP}	C _{COMP2}
2.5V	47 μ F	5.6K Ω	2.2nF	None
3.3V	47 μ F	6.2 K Ω	2.2nF	None
5.0V	47 μ F	12 K Ω	2.2nF	None
2.5V	220 μ F/30m Ω	20 Κ Ω	2.2nF	47pF
3.3V	220 μ F/30m Ω	20 Κ Ω	2.2nF	47pF
5.0V	220 μ F/30m Ω	20 K Ω	2.2nF	47pF

CC Loop Stability

The constant-current control loop is internally compensated over the 1500 mA -5000mA output range. No additional external compensation is required to stabilize the CC current.

Output Cable Resistance Compensation

To compensate for resistive voltage drop across the charger's output cable, the BRCD6521SE integrates a simple, user-programmable cable voltage drop compensation using the impedance at the FB pin. Use the curve in Figure 5 to choose the proper feedback resistance values for cable compensation. R_{FB1} is the high side resistor of voltage divider. In the case of high R_{FB1} used, the frequency compensation needs to be adjusted correspondingly. As show in Figure 6, adding a capacitor in paralleled with R_{FB1} or increasing the compensation capacitance at COMP pin helps the system stability.

Figure 5:
Cable Compensation at Various Resistor Divider Values
Typical R_{FR1} is 51k for cable compensation.





Figure 6: Frequency Compensation for High R_{FB1}




EMI Consideration

Since parasitic inductance and capacitance effects in PCB circuitry would cause a spike voltage on SW node when high-side MOSFET is turned on/off, this spike voltage on SW may impact on EMI performance in the system. In order to enhance EMI performance, there are two methods to suppress the spike voltage. One is to place an RC snubber between SW and GND and make them as close as possible to the high-side MOSFET's source and low-side MOSFET's drain. Another method is to add a resistor in series with the boostrap capacitor C3. But this method will decrease the driving capability to the high-side MOSFET. It is strongly recommended to reserve the RC snubber during PCB layout for EMI improvement. Moreover, reducing the PHASE trace area and keeping the main power in a small loop will be helpful on EMI performance.

PC Board Layout Guidance

When laying out the printed circuit board, the Following checklist should be used to ensure proper operation of the IC.

- 1) Arrange the power components to reduce the AC loop size consisting of CIN, IN pin, SW pin and the schottky diode.
- 2) Place input decoupling ceramic capacitor C_{IN} as close to IN pin as possible.






Figure 7: PCB Layout

CIN is connected power GND with vias or short and wide path.

- 3) Return FB, COMP and ISET to signal GND pin, and connect the signal GND to power GND at a single point for best noise immunity. Connect exposed pad to power ground copper area with copper and vias.
- 4) Use copper plane for power GND for best heat dissipation and noise immunity.
- 5) Place feedback resistor close to FB pin.
- 6) Use short trace connecting HSB-C_{HSB}-SW loop
- 7) Place Schottky diode as close to GND pin as possible.

Figure 8: Typical Application Circuit for 5V/4.8A Car Charger






Table 2: BOM List for 5V/2.4A Car Charger


ITEM	REFERENCE	DESCRIPTION
1	U1	IC, BRCD6521SE, ESOP-8
2	C1	Capacitor, Ceramic, 10uF/50V, 1206, SMD 6.3*7mm
3	C2	Capacitor, Ceramic, 2.2nF/6.3V, 0603,SMD
4	C3	Capacitor, Ceramic, 22nF/50V, 1206,SMD
5	C5	Capacitor, Ceramic, 10uF/10V, 0603,SMD
6	C7	Capacitor, Electrolytic, 47uF/50V
7	C8	Capacitor, Electrolytic, 20uF/10V,6.3*7mm
8	C9	Capacitor, Ceramic, 3.3nF/50V, 1206,SMD
9	L1	Inductor, 22uH, 10A, 20%, SMD
10	D1	Diode, Schottky, 40V/10A, PDS1040L
11	R1	Chip Resistor,5.8kΩ, 0603,1%
12	R2	Chip Resistor, 51kΩ, 0603,1%
13	R3	Chip Resistor, 20kΩ,0603,1%
14	R4	Chip Resistor,9.76kΩ,0603,1%
15	R5	Chip Resistor,100kΩ,0603,1%
16	R6	Chip Resistor,15kΩ,0603,1%
17	R7	Chip Resistor,1Ω,0603,1%





典型性能特征 / Typical Performance Characteristics


















典型性能特征 / Typical Performance Characteristics


(CH2:SW CH3:Output voltage CH4:Output Current) Vin=12V 5V/1A output load




Vin=12V 5V/4.8A output load



Vin=24V 5V/1A output load



Vin=24V 5V/4.8A output load




CH2: Output voltage(DC) CH3:Output voltage(AC) CH4:Output Current

Vin=12V Vout=5V Load transient(0.08A-1A-0.08A)



Vin=12V Vout=5V Load transient(1A-4.8A-1A)







典型性能特征 / Typical Performance Characteristics

CH2: Output voltage(DC) CH3:Output voltage(AC) CH4:Output Current

Vin=24V Vout=5V Load transient(0.08A-1A-0.08A)




Vin=24V Vout=5V Load transient(1A-4.8A-1A)



CH2: Input voltage CH3: Output voltage No load Input:12V, Output:5V




load=4.8A Input:12V, Output:5V





Short Circuit

CH2: Output voltage CH4: Output current Input:12V, Output:5V




Short Circuit Recovery








外形尺寸图 / Package Dimensions



Rev.B Apr.-2018



印章说明 / Marking Instructions



说明:

BR: 为公司代码

6521: 为产品型号

****: 为生产批号代码,随生产批号变化。

Note:


BR: Company Code.

6521: Product Type.

****: Lot No. Code, code change with Lot No.



回流焊温度曲线图(无铅) / Temperature Profile for IR Reflow Soldering(Pb-Free)



说明:

1、预热温度 150~180℃, 时间 60~90sec;

2、峰值温度 245±5℃, 时间持续为 5±0.5sec;

3、焊接制程冷却速度为 2~10℃/sec.

Note:

1.Preheating:150~180°C, Time:60~90sec.

2.Peak Temp.:245±5°C, Duration:5±0.5sec.

3. Cooling Speed: 2~10°C/sec.

耐焊接热试验条件 / Resistance to Soldering Heat Test Conditions

温度: 260±5℃ 时间: 10±1 sec. Temp.:260±5℃ Time:10±1 sec

包装规格 / Packaging SPEC.

卷盘包装 / REEL

Package Type	Units 包装数量				Dimension 包装尺寸 (unit: mm³)			
封装形式	Units/Reel 只/卷盘	Reels/Inner Box 卷盘/盒	Units/Inner Box 只/盒	Inner Boxes/Outer Box 盒/箱	Units/Outer Box 只/箱	Reel	Inner Box 盒	Outer Box 箱
SOP-7/SOP/ESOP -8	4,000	2	8,000	6	48,000	13″ ×12	360×360×50	380×335×366

使用说明 / Notices